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Abstract—In order to suppress the zero sequence circulating 
currents (ZSCCs) between parallel operating three level voltage 
source inverters with common AC and DC buses, a common 
mode voltage reduction PWM (CMVR-PWM) technique and 
neural point potentials (NPPs) control based method is proposed 
in this paper. An equivalent model of ZSCC is developed, and 
two excitation sources of ZSCC, differences of common mode 
voltages (CMVs) and NPPs between paralleled inverters, are 
analyzed. A CMVR-PWM method is investigated to reduce the 
CMV, and a simple electric circuit is adopted to control the 
NPPs. With this two strategies, ZSCCs between parallel inverters 
can be eliminated effectively. This strategy has the advantage of 
without carrier synchronization and can be utilized to parallel 
operating inverters with different types of filter. Simulation 
result validate the proposed ZSCC elimination schemes. 
I.  INTRODUCTION 
In the past few years, renewable energy generation is 
increasing developed, especially the photovoltaic power 
generation and wind power generation [1]. Three phase voltage 
source inverter (VSI) is an important equipment for renewable 
energy sources connecting to utility grid. Because of the 
limitation of existing devices, switching frequency and many 
other constraining factors, inverters parallel operating is an 
attractive solution to extend power capacity of inverters. It also 
has the advantage of good fault-tolerant ability and can be used 
in the application of high reliability situation. However, when 
the inverters are connected with AC and DC bused directly, 
circulating currents are generated due to the small total 
impedance within the zero-sequence circuit of parallel inverter 
systems and causes some problems, such as unbalanced current 
distribution, output current distortion and system loss 
increasing etc. 
In order to reduce the ZSCC, many researches have been 
carried out in the past few years. Before 2002, methods 
concerning ZSCC between parallel inverters with common AC 
and DC buses are high impedance methods[2][3] and 
synchronized control methods[4][5].  However, in the high 
impedance approach, the overall parallel system is bulky and 
costly because of additional reactors in main circuit. The 
synchronized control approach is not suitable for modular 
inverters design. When more inverters are in parallel operating, 
the system becomes very complicated to design and control. In 
2002, Z.Ye analyzed the model of ZSCC between parallel 
operating inverters, and pointed out that the exciting source is 
the difference of CMVs. The ZSCC feedback control is also 
investigated [6]. Then, many hybrid methods are developed. 
Increasing impedance and reduce CMV methods [7-10]: In [7], 
a common mode choking coil is used to increase the impedance 
of ZSCC, and DPWM method is utilized to reduce the CMV. 
In [8-10], interleaving inductance and DPWM methods are 
used. However, there are open loop control methods. And 
carrier synchronization is essential. Method of Reduce CMV 
and ZSCC feedback control [11-15]: In these papers, AZPWM, 
RSPWM and SHEPWM are used to reduce the amplitude or 
frequency of the CMV fluctuations, and ZSCC feedback 
control, similar with [6], is utilized. However, for two level 
inverters, the CMV reduced PWM will cause big harmonic 
current distortion and carrier synchronization is also essential. 
The approaches mentioned above are focus on two-level 
inverters. But the approaches for three level inverters are very 
few. For three level inverters, the exciting sources are more 
complicated, including CMV, neural point potential and hybrid 
source. For instance, the CMVs of three level inverters with 
SVPWM or DPWM method are step change, and have many 
harmonic components. With regard to the elimination of high-
frequency and low-frequency harmonic composition of ZSCCs, 
[16-17] proposed a modified LCL filter to eliminate the former, 
and a ZSCC control loops to suppress the latter. Moreover, a 
modified modulation method with two level SVPWM similarly 
modulating wave is used to reduce the high-frequency 
components of ZSCC caused by CMV. This approach can be 
effective to eliminate the ZSCC of three level inverters, and 
carrier synchronization is not essential. However, this approach 
can only be used in the situation of inverters with LCL or 
LLCL filters.  
In order to suppress the ZSCCs of parallel operating three 
level inverters with common both AC and DC buses, this paper 
proposes an CMVR-PWM and ZSCC feedback control based 
method. A CMVR-PWM method is proposed to eliminate the 
high-frequency components, and ZSCC feedback control is put 
forward to suppress the low-frequency components. 
Furthermore, the ZSCC feedback control is carried out by the 
control of the NPPs. The effectiveness of the proposed strategy 
is validated by simulation. Compared to the existing strategies, 
this strategy has the advantage of without carrier 
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synchronization and can be utilized to inverters with different 
types of filter. 
II. MODELING OF ZERO SEQUENCE CIRCULATING CURRENT 
This paper considers two three-phase three-level T-type 
VSIs parallel operating for example. As illustrated in Fig.1, 
two inverters with the same structures are connected with both 
DC and AC power supply directly. C denotes the DC-bus 
capacitor. Lv1 and Lv2 are the inverter side filter inductance. Lg1 
and Lg2 are the grid side filter inductance. R1, R2, Rg1 and Rg2 
are equivalent series resistance (ESR) of three-phase 
inductance L1, L2, Lg1 and Lg2 respectively. Cf  denotes the filter 
capacitor. O1 and O2 denote the neural point of inverter 1# and 
inverter 2# respectively. n denotes the potential of the star point 
of utility grid. 
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Fig.1 Structure of proposed parallel system 
In order to simplify explanation, assume that the inductor 
current and the dc bus voltage are constant in a switch cycle, 
and ignore the influence of dead time. According to the 
Kirchhoff's Voltage Law (KVL), the following equation can be 
obtained: 
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     (1) 
Where, imj is the inverter-side phase current of the jth 
inverter; inj is the grid-side phase current of the jth inverter; 
UmjOj is the voltage of phase leg mj to the neural point Oj; 
ΔU1=UP1-UN1 andΔU2=UP2-UN2 represent the voltage 
difference of the DC capacitor; m∈ { }, ,A B C ; n ∈  {a, b, c}; j 
∈{1, 2}. 
According to the definition of ZSCC[6], the ZSCC of the 
proposed parallel system can be obtained as follows: 
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Where, i0j denotes the ZSCC of inverter jth. 
CMV of the inverter is defined as the potential of the star 
point n of the load to the neural point O. It can be expressed as 
follows: 
3
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U
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Where, UnOj is the CMV of the jth inverter. 
The following ZSCC equation can be obtained by adding 
the three equations from (1) together and substituted by (2) and 
(3): 
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As ΔU1=UP1-UN1, ΔU2=UP2-UN2, Udc=UP1+UN1 and Udc 
=UP2+UN2, the following equation can be obtained: 
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According to (5), the transform function of ZSCC can be 
obtained as follows: 
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Formula (4) or (5) is the differential equation model of 
ZSCC between paralleled inverters. The equivalent circuit of 
circulating current can be obtained, as shown in Fig.2.  
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Fig.2. Equivalent circuit of ZSCC 
According to the analysis above, the following conclusions 
can be obtained: 
1)The ZSCC is related to the impedance of loop circuit and 
the excitation source. 
 2)Since the ESR of the inductance is very small and the 
inductance of loop circuit can provide high impedance only in 
high frequency, the loop circuit of ZSCC is characteristic as a 
low-pass-filter.  
3)Differences of CMVs and NPPs between parallel 
inverters are the excitation sources. 
4)ZSCC can be eliminated by the method of increasing the 
impedance of loop circuit and decreasing the excitation 
sources.  
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Since the approach of increasing the impedance of loop 
circuit always makes the system costly and bulky. This paper 
investigates the approach of decreasing the excitation sources. 
III. STRATEGY OF ZERO SEQUENCE CIRCULATING CURRENT 
ELIMINATION 
According to the analysis in Section II, the excitation 
sources of ZSCC are the differences of CMVs and NPPs 
between paralleled inverters. The strategy of zero sequence 
circulating current elimination is based on CMVR-PWM and 
Neural point potentials control. 
A. CMVR-PWM 
 In order to acquire a good performance of output voltage 
waveform, the voltage of neural points must maintain at 
approximate Udc/2, thus, the neural point voltages error must be 
very small and the difference of CMVs is the primary cause of 
ZSCC. However, the CMV will change for 6 times in a 
switching period when standard SVPWM method is adopted, 
and it give rise to big ZSCC.  
According to the analytical result in [18], a CMVR-PWM 
method--2MV1Z(which takes two adjacent medium vectors 
and a zero vector to synthesize the target vector), can eliminate 
CMV effectively. This paper will use 2MV1Z method to 
decrease the excitation sources. 
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(a) Voltage vector space      
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Fig.3. Voltage vector space and pulse pattern of 2MV1Z 
Vector space of 2MV1Z method is shown in Fig.3(a), its 
voltage vector space is consisted by six medium vectors and a 
zero vector and the five stage pulse pattern is adopted. As we 
can see from the Fig.3(b) that zero CMV can keep at zero in a 
switching period. Its pulse patterns in every sector are 
summarized in Table I. 
TABLE I.  PULSE PATTERNS OF 2MV1Z METHOD 
Sector θ Pulse Pattern 
I -30° < θ ≤ 30° 1-10 →10-1 →000 →10-1 →1-10 
II 30° < θ ≤ 90° 10-1 →01-1 →000 →01-1 →10-1 
III 90° < θ ≤ 150° 01-1 →-110 →000 →-110 →01-1 
IV 150° < θ ≤ 210° -110 →-101 →000 →-101 →-110 
V 210° < θ ≤ 270° -101 → 0-11 →000 →0-11 →-101 
VI 270° < θ ≤ 330° 0-11 →1-10 →000 →1-10 →0-11 
In order to evaluate the other performance of 2MV1Z, DC 
voltage utilization rate and harmonic distortion factor will be 
discussed.  
DC voltage utilization rate is an important indicator for the 
performance of a modulation algorithm. It represents the 
magnitude range of reference output for AC voltage at a certain 
DC voltage. Linear modulation ratio M, defined in (7), is 
commonly used to evaluate DC voltage utilization rate. Bigger 
values of M indicate better performance. 
3 | |ref
dc
V
M
U
=                             (7) 
According to (7), the linear modulation ratio of standard 
three-level and two-level SVPWM are range from 0 to 1. 
The reference vector that the 2MV1Z algorithm constructs 
must be within the solid hexagonal zone. Its linear modulation 
area is the incircle (the blue zone in Fig.3(a)) within the solid 
hexagonal zone. Thus, the linear modulation ratio of the 
2MV1Z algorithm can be obtained: 
        2 1
3
0
2MV Z
M≤ ≤                     (8) 
 
Fig.4. HDF curves of all the discussed PWM methods 
Harmonic Distortion Factor (HDF) is defined in [20] to 
evaluate the harmonic component of AC current output. 
Smaller values of HDF indicate better performance. HDF 
analysis is a carrier-based PWM tool which is widely utilized 
to illustrate and compare the performance characteristics of 
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various PWM methods. HDFs of two-level and three-level 
SVPWM are introduced to compare with 2MV1Z. 
As shown in Fig.4, the HDF of each method is unique. In 
the full linear modulation range, the three-level SVPWM 
methods provide lower HDF than the 2MV1Z methods. And 
the HDF performance of three-level SVPWM is better than 
two-level SVPWM. For M>0.8, the 2MV1Z methods even 
shows a better performance than two-level SVPWM method. 
B. Neural point potentials control 
As discussed above, 2MV1Z method is utility to reduce 
CMV and eliminate the ZSCC by decreasing the differences of 
CMVs between parallel operating inverters. Although it can 
maintain the CMV at zero most of the time, the ZSCC caused 
by the random and non-designed CMV fluctuations(caused by 
the dead time) may accumulate. So, zero sequence circulating 
current feedback control is essential.  
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Fig.5. The neural point potentials control circuit 
According to the conclusion in Section II, another exciting 
source is the differences of the NPPs. Although it should be 
very small for good voltage waveform, it can be used to 
eliminate the ZSCC by adjusting its magnitude and action time. 
In this paper, an electric circuit, as shown in Fig.5, is used to 
control the NPPs. 
As shown in Fig.5(a), the NPP control circuit is consist of 
two IGBTs (S1 and S2) and an inductance (L). The two IGBTs 
operate in complementary mode. When S2 is off, the equivalent 
circuit is shown in Fig.5(b), CN can be charged via L by 
controlling S1 with PWM method, and the NPP will arise. 
Similarly, When S1 is off, the equivalent circuit is shown in 
Fig.5(c), CN can be discharged via L by controlling S2 with 
PWM method, and the NPP will be lowered. Since the sum of 
the voltages of capacitor is equal to Udc, the upper capacitor CP 
can be seen as parallel with CN. So, the electric circuit is a 
typical Buck/Boost bidirectional circuit and it is very easy to 
design the parameter of inductance L. 
According to (4) and Fig.5, when the ZSCC is bigger than 
zero, the process to eliminate the ZSCC is shown as follow:     
Case 1: i0 > 0 → turn S2 off → control S1 → UN1 ↑→ UP1 
↓→ΔU ↓ →i0 ↓  
Similarly, when the ZSCC is smaller than zero, the process 
to eliminate the ZSCC is shown as follow:     
Case 2: i0 < 0 → turn S1 off → control S2 → UN1 ↓→ UP1 
↑→ΔU ↑ →i0 ↓  
C. Control strategy for ZSCC elimination 
In conclusion, zero sequence circulating current feedback 
control is executed by this simple NPP control circuit. It is 
worth mentioning that ΔU must be limited in a small range to 
avoid distorting output voltage waveform. Controlling zero 
sequence circulating current is mainly by changing action time 
of ΔU. 
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Fig.6. Block diagram of ZSCC feedback control 
Block diagram of ZSCC feedback control is shown in 
Fig.6. For the three phase inverter, ZSCC is the sum of three 
gird-side currents. So, three current sensors are essential. ZSCC 
control loop is a double loop, inner loop is the neural point 
potentials control loop, outer loop is the zero sequence 
circulating current control loop. The set point of outer loop is 
zero, and the output of outer loop controller is set as the set 
value of inner loop via a limiter. The control command of the 
total control loop is the duty cycle of the switches in electric 
circuit. This double-loop design can realize the control of the 
NPP and ZSCC. Note that when N inverters paralleled, just N-1 
inverters should control ZSCCs, the ZSCC control of the Nth 
inverter is not essential [6]. Furthermore, each ZSCC control 
loops are implemented within individual inverters, and does 
not need any additional interconnected circuits, even carrier 
synchronization busses. It is very convenient for modular 
design. 
As from Fig,2 and Fig.6, there is no Cf in the ZSCC model 
and control loop. So, the proposed method is not affected by Cf. 
That means that the proposed method can be utilized to the 
applications of paralleled inverters with different types of filter. 
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Taking inverter 1# as example, we consider the effect of 
ΔU1 on the i01, the ΔU1 and (UnO2- UnO1) can be seen as 
disturbances. In order to simplify the analysis, disturbances can 
be regarded as zero. So, the control block diagram is shown in 
Fig.7.  
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Fig.7. the control block diagram 
Gi(s) can be obtained from (5), and Gu(s) is the typical 
transform function of Buck/Boost bidirectional circuit. The 
controller adopts Proportional-Integral(PI) control. The control 
loop, shown in Fig.7, is a typical cascade control and 
parameters of PI can be easily obtained. The control bandwidth 
of the zero sequence circulating current can be designed to be 
high and a strong loop suppressing the ZSCC can be achieved. 
IV. SIMULATION RESULT 
A MATLAB/Simulink model is set up to verify the 
analytical results. Inverters parameters and control parameters 
are shown in Table II. 
TABLE II.  PARAMETERS OF SIMULINK MODEL 
Parameters Value 
Rated power 10kW 
DC voltage Udc=600V 
Grid frequency 50Hz 
AC voltage 220V(line to line)
Switching frequency 10kHz 
Inverter side inductance Lv1= Lv2=1.2mH
Grid side inductance Lg1= Lg2=0.2mH
Filter capacitor Cf1= Cf2=20μF 
Damping Resistance 0.5Ω(in series with Cf)
Buck/Boost inductance 1mH 
 
In order to valid the effective of the proposed strategy of 
ZSCC elimination, a simulation result is shown in Fig.8 and 
Fig.9. 
Fig.8 shows the simulated waveforms of 2MV1Z method 
without ZSCC control. The phase currents are distorted by 
ZSCC. And the ZSCC is fluctuation in low frequency. The 
high frequent parts of ZSCC are eliminated effectively by 
2MV1Z method. 
Fig.9 shows the simulated currents of 2MV1Z method with 
ZSCC control. It can be seen that the ZSCC is almost 
completely eliminated and the phase currents shows very well. 
The RMS value of i01 in Fig.9 is 329mA. The total harmonic 
distortion of ia1 is 2.09%, the total harmonic distortion of ia2 is 
2.16%. 
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Fig.8. Simulated currents of 2MV1Z method without ZSCC 
control 
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 Fig.9. Simulated currents of 2MV1Z method with ZSCC 
control 
V. CONCLUSION 
This paper proposed a ZSCC eliminating method for 
parallel operating three level inverters with common both AC 
and DC buses. A CMVR-PWM is investigated to reduce the 
CMV, and a simple electric circuit is adopted to control the 
neural point potentials. ZSCC between paralleled inverters is 
eliminated effectively with these two strategies. Simulation 
result validated the proposed ZSCC elimination schemes. This 
method has the advantage of simple implementation and carrier 
synchronization is not essential. Furthermore, the application of 
this method is not limited by the filter, it can be utilized to the 
applications of paralleled inverters with different types of filter. 
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